sequential (94) delay circuit b

 https://wodewangzhishime.blogspot.com/2023/12/blog-post_2.html

.

Ref: https://wodewangzhishime.blogspot.com/2023/12/blog-post_2.html . 

.

.

Me: You may consult it . . https://wodewangzhishime.blogspot.com/2023/12/blog-post_2.html. Inverter is to delay the flow of current. Normally, we put a pair of inverter.

.

In a single Up cylce, I input 3-2-1-4, indeed, only "3" can be input. . Why ?? Because, only "3" comply with the combination of NPN-PNP.

.

If you put too many inverters, the consequency is that not only "3" comply with the combination of NPN-PNP, but, "2" also comply with the combination of NPN-PNP.

.

Consequently, stack overflow occur.