sequential (19) System Bus

https://wodewangzhishime.blogspot.com/2023/02/translate-selected-text.html

.

Ref: https://wodewangzhishime.blogspot.com/2023/02/if-ipaddress133133-nathon-road.html .

.

.

.

John : The usage of the circuit of Master-Slave is that.

.

1) The Clock line is in an up-cycle. 

.

2) The master can't be input cause the Clock of the Master is in a Down-cycle. Note: there's an inverter in the master. 

.

4) The master can only output. 

.

5) The Slave can be input cause the Clock of the slave is in an Up Cycle. 

.

.

John : Now, we mention about field. Here're 4 fields. They are, 

.

Subject [Register A]

Object [Register B]

Interrupt status [SPI]

Data bus Width [1 bit]

Left_Right_Shift [Right]

Acknowledged [Slave] <--- It shows that the connection is good.

.

.

If acknowledge = slave

{

For (int i = 0; i < 20; i++)

{ <--- Data bus width [1 bit]

Sum = Sum + i; <-- Here mean bit by bit right shift.

if (i = 19)

{

MOV buffer, Sum. <---- Miuson hack this code.

}

}

}

.

John : Miuson use this method to hack me 40 tines.