sequential (55) chosen clock line (with load/shift line)

https://wodewangzhishime.blogspot.com/2022/06/httpswodewangzhishime.html

.

Ref:https://kamchihau.blogspot.com/2022/10/httpskamchihau_16.html .
.

 

 .

.

.

.

We go through it step by step.

The first picture. .

if (starting and ending point = 00[0])

{
chosen clock line = system clock line.

}

.

The second step. . We compare the second and third picture.

.

At that moment, the chosen clock line is at up cycle. .At that moment,

.

If (parallel input designed inverter = true)

{

parallel input = true;

}

else {serial input = true;}

.

.

OK. . Now, we go to the third step.

.

This step is comparatively complicating .

.

Look at the fourth picture. . There's a ((parallel input designed inverter)) at the starting and ending points.

.

The interrupt line create a signal of 11[0] at the starting point. I guess you know what [0] mean.

.

1) When [0], the chosen clock line is system clock line.

2) The chosen clock line is Up cycle.

3) When [0] enter the ((Cross over box)), the PNP triodes are saturated and the NPN triodes are cut off.

4) Eventually, the load shift line go through the ((parallel input designed inverter)) .

5) Parallel input work. Serial Input doesn't work.