sequential (40) the function of a modulator (3)

https://wodewangzhishime.blogspot.com/2022/01/weaponly-vs-locationally.html

.
Ref: https://wodewangzhishime.blogspot.com/2022/02/httpswodewangzhishime_25.html .

.

.

John: Before we start, you may read this article (https://kamchihau.blogspot.com/2022/08/heat-expand-cold-shrink.html). This article say that a tri state buffer is useless.

Me: OK.

John: OK. We start now. Look at the picutre above. There're 4 lines. They're parallel input and output line for registers. And, they're parallel input and output line for cache. The process is that.

.

===

1) When the oscillator is Down cycle, R1 output to parallel output line.

=====

2) When the oscillator is Up cycle, R1 enter the parallel input line of Cache. And then, R1 enther C1. . Note: C1 is a cache.

=====

3) When oscillator is Down cycle, C1 enter the parallel output line of Cache.

======

4) When oscillator is Up cycle, C1 enter the gate of the modulator. And then, enter the parallel input line of register. And then, enter the Register.

.

John: The interaction of a register and a cache  need 4 cycle of the oscillator